



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,635	07/29/2003	Jeffrey Jay Rooney	MTIPAT.002C1C1	9052
29995 7590 11/28/2008 KNOBBE MARTENS OLSON & BEAR LLP 2040 MAIN STREET FOURTEENTH FLOOR IRVINE, CA 92614				
EXAMINER PARK, ILWOO				
ART UNIT 2182		PAPER NUMBER		
NOTIFICATION DATE 11/28/2008		DELIVERY MODE ELECTRONIC		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

jcartee@kmob.com  
eOAPilot@kmob.com

### Office Action Summary

**Application No.**

10/630,635

**Applicant(s)**

ROONEY, JEFFREY JAY

**Examiner**

ILWOO PARK

**Art Unit**

2182

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 09 September 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 2-7, 9-12, 14-16, 23-29, 31-35, 37 and 39-54 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2-7, 9-12, 14-16, 23-29, 31-35, 37 and 39-54 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-848)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/9/2008 has been entered.
2. Claims 2, 10, 23, 31, 37, and 44 are amended in response to the last office action. Solari, Ammini et al, Carlson et al, and Rabe et al were cited in the last office action. Claims 2-7, 9-12, 14-16, 23-29, 31-35, 37 and 39-54 are presented for examination.

***Claim Rejections - 35 USC § 112***

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 2-7, 9-12, 14-16, 23-29, 31-35, 37 and 39-54 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

In claim 2, lines 25-26: for the limitation, "the first address and data buffers have obtained the first data value", the Specification only supports the first data buffer obtains the first data value; the Specification doesn't disclose that the first address buffer obtains the first data value.

In claim 2, lines 26-27: for the limitation, "the second address and data buffers have written the second data value", the Specification only supports the second data buffer writes the second data value; the Specification doesn't disclose that the second address buffer writes the second data value.

In claim 10, lines 3-4: for the limitation, "routing requests from a component for data from a processor", the Specification only supports "routing requests from a component (to the main memory)"; the Specification doesn't disclose "routing requests from a component for data from a processor."

In claim 10, lines 5-6: the Specification doesn't disclose the limitation, "buffering with a plurality of address buffers, the requests from the component to the processor"; rather, Specification discloses that the requests from the processor to the component are buffered.

In claim 23, lines 13-18: the Specification doesn't disclose the limitation, "storing a second address (which is associated with a second read request from the second component to the first component) in a third buffer the second address and storing second data associated with the second read request in a fourth bi-directional buffer."

In claim 31, lines 22-31: the Specification doesn't disclose the limitation, "the second request (originated from the component) including a second address ... the

associated bi-directional buffer is configured to buffer the data identified by the second address from the component; storing the second address in the at least one address buffer; and buffering data obtained from the processor and provided to the component."

In claim 37, lines 3-7: the Specification doesn't disclose the limitation, "means for buffering at least a second address associated with a second request from a component to a processor; means for bi-directionally buffering data transfers associated with the second address."

In claim 44, lines 3-7: the Specification doesn't disclose the limitation, "an address buffer module, an input address arbiter, an output address arbiter, and a data buffer module to handle address request from the second component."

In short, the Specification discloses that a plurality of address buffers and data buffers are used for a request from a processor to a component; the Specification does not disclose that a plurality of address buffers and data buffers are used for a request from the component to the processor.

### ***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 2-7, 9-12, 14-16, 23-29, 31, 33-35, 37, 39-42, and 44-54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Solari [US 5,333,276] in view of Amini et al. [US 5,644,729] and further in view of Carlson et al. [US 5,692,200].

As to claim 2, Solari teaches a method for providing data transfers between a processor [processor 122 in fig. 1b] and a component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b], the method comprising:

handling requests originating from a processor by;

buffering [col. 2, lines 57-59] a first address with a first address buffer [e.g., col. 6, lines 19-20; col. 7, lines 37-39] in response to a read request ["(FIFO) queuing scheme is used to transfer read or write requests bidirectionally" in col. 2, lines 54-57] originating from the processor to the component, and associating a first data buffer [e.g., "Data buffer 230 is used for reading data from the system bus" in col. 8, lines 53-55] with the first address wherein the first bi-directional data buffer is configured to hold a first data value requested by the processor from the component;

buffering a second address with a second address buffer [e.g., col. 6, lines 19-20; col. 7, lines 37-39] in response to a write request originating from the processor to the component, and associating a second data buffer with the second address [e.g., "corresponding registers" in col. 7, lines 44-48] wherein the second data buffer is configured to hold a second data value written by the processor to the component, the first and second address buffers being in communication with the processor and the component, wherein the processor operates at a different speed [col. 5, lines 5-12] than the component;

buffering [col. 8, lines 53-55] the first data value requested by the processor with the first data buffer when the data is obtained from the component and buffering the second data value written by the processor with the second buffer [e.g., register 228,

231 in fig. 2b], the first and second buffers [col. 2, lines 55-57] being in communication with the processor and the component, wherein the first and second address buffers are separate [col. 6, lines 1-3] from the first and second data buffers;

monitoring [e.g., col. 6, lines 63-64; col. 10, lines 47-53; col. 9, lines 43-53; col. 2, lines 4-11; fig. 4] the first and second address buffers and the first and second data buffers to determine when the first address and data buffers have obtained the first data value requested by the processor and the second address and data buffers have written the second data value to the component;

controlling [col. 6, lines 26-29; col. 8, lines 53-55] the first address buffer and the first data buffer as a matched pair such that the first address held in the first address buffer corresponds to the first data value requested by the processor from the component;

controlling [col. 7, lines 35-52] the second address buffer and the second data buffer as a matched pair such that the second address held in the second address buffer corresponds to the second data value written by the processor to the component;

reading ["by checking the flag field 302" in col. 9, lines 39-40] status information from the first address buffer to determine a priority status [such as PRIORITY READ, PRIORITY WRITE in fig. 3b] of the first data value;

reading ["by checking the flag field 302" in col. 9, lines 39-40] status information from the second address buffer to determine a priority status [such as PRIORITY READ, PRIORITY WRITE in fig. 3b] of the second data value;

controlling [col. 11, lines 11-28; col. 13, lines 48-61] the order of bi-directional data flow such that data flows between the processor and the component, wherein the controlling the order of the bi-directional data flow through the first and second data buffers is variable and based on the priority status of the first and second data values.

Solari does not expressly disclose the data buffers used for data transfers between two buses are bi-directional buffers. Further, Solari does not disclose controlling the order of bi-directional data flow through the bi-directional data buffers such that data flows between the processor and the component while the processor is processing other instructions. Amini et al teach bi-directional [col. 6, lines 30-38] data buffers buffering data values for providing data transfers between a processor and a component. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach routing requests originating from the component to the processor through the target controller. Carlson et al teach a method for providing data transfers between a processor [SYSTEM PROCESSOR 104 in fig. 1] and a component ["PCI bus master" in col. 4, lines 55-61], the method comprising routing requests ["interrupt signal" in col. 5, lines 49-56] originating from a component to the processor through a target controller [INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the processor by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to



include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

7. As to claim 3, Solari teaches the first and second buffers are in communication with the processor via a bus [fig. 1a].
8. As to claim 4, Solari teaches the first and second buffers are in communication with a bus master controller and a bus slave controller [address FIFO input/output controls in fig. 2a].
9. As to claim 5, Solari teaches the first address buffer further comprises status bits [figs. 3a-c].
10. As to claim 6, Solari teaches the status bits relate to the type of request being made by the processor [figs. 3a-3c].
11. As to claim 7, Solari teaches said controlling said first address buffer and the first data buffer as matched pair is performed with pointers [col. 9, lines 15-23].
12. As to claim 9, Solari teaches said act of controlling bi-directional data flow is performed with at least one input data arbiter [col. 9, lines 12-23].
13. As to claim 10, Solari teaches a method for controlling data transfers between a processor [processor 122 in fig. 1b] and a component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b], the method comprising:  
  
routing requests [col. 2, lines 57-59; col. 8, lines 53-55] from the processor for data from the component;

buffering [col. 2, lines 57-59] with a plurality of address buffers requests originating from a processor to a component, wherein the processor operates at a different speed [col. 5, lines 5-12] than the component;

associating [e.g., REGISTERS 207-209 and REGISTERS 227-229 in figs. 2a, 2b; col. 6, lines 26-33] a plurality of data buffers with the address buffers such that at least one data buffer is matched with at least one address buffer for each request, and wherein the data buffers are configured to hold data to be obtained from either the component or the processor;

storing status information [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b] in each of the plurality of address buffers, the status information determining the priority status of data transfers associated with the address requests;

monitoring [e.g., col. 6, lines 63-64; col. 10, lines 47-53; col. 9, lines 43-53] the plurality of address buffers and the first to determine when address buffers have completed a task and are available for a further task;

bi-directionally buffering [col. 2, lines 55-59] with a plurality of data buffers data transfers between the processor and the component, wherein said data transfers can be performed out of a previously defined order [col. 8, lines 4-5; col. 11, lines 11-28; col. 13, lines 48-61] based on ["by checking the flag field 302" in col. 9, lines 39-40] the priority status of each of the data transfers; and

controlling [col. 7, lines 35-56] said buffering address requests and said bi-directionally buffering such that each of the buffered data transfers relates to an address held in one of the plurality of address buffers.

Solari does not expressly disclose the data buffers used for data transfers between two buses are bi-directional buffers and such that data transfers can be performed while the processor is processing other instructions. Amini et al teach bi-directional [col. 6, lines 30-38] data buffers buffering data values for providing data transfers between a processor and a component and such that data transfers can be performed concurrently [col. 13, lines 42-53] while the processor is processing other instructions. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach routing requests originating from a component to the processor through a target controller. Carlson et al teach a method for providing data transfers between a processor [SYSTEM PROCESSOR 104 in fig. 1] and a component ["PCI bus master" in col. 4, lines 55-61], the method comprising routing requests ["interrupt signal" in col. 5, lines 49-56] originating from a component to the processor through a target controller [INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the processor by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to

include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

14. As to claim 11, Solari teaches indicating which of the plurality of data buffers is available to accept new data [col. 10, lines 47-53].

15. As to claim 12, Solari teaches said act of indicating is performed with reference pointers [col. 9, lines 12-23].

16. As to claim 14, Solari teaches said act of buffering address requests includes the use of an input arbiter and an output arbiter [col. 9, lines 12-23].

17. As to claim 15, Solari teaches said act of bi-directional buffering is performed with an input arbiter and an output arbiter [col. 9, lines 12-23].

18. As to claim 16, Solari teaches the plurality of address buffers comprises at least three address buffers and wherein the plurality of data buffers comprises at least three data buffers [figs. 2a-2b] and wherein each address buffer is matched as a pair with a corresponding data buffer [col. 7, lines 44-52].

19. As to claim 23, Solari teaches a method of transferring addresses and data through a buffer [col. 2, lines 55-57], the method comprising:

handling requests originating from a first component by storing [col. 6, lines 26-29] a first address in a first buffer in communication with a first component and a second component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b], the first buffer comprising status bits [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b] and wherein the first address is associated with a first read request [col. 6, lines 19-21] from the first component to the second component;

storing [col. 8, lines 53-55] first data associated with the first read request in a second buffer matched with said first buffer so that the first address stored in the first buffer is related to the first data stored in the second buffer;

storing [col. 2, lines 57-59] a second address in a third buffer in communication with a first component and a second component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b], the third buffer comprising status bits [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b];

storing [col. 7, lines 35-52] second data in a fourth buffer matched with said third buffer so that the second address stored in the third buffer is related to the second data stored in the fourth buffer;

monitoring [e.g., col. 6, lines 63-64; col. 10, lines 47-53; col. 9, lines 43-53] the first and second address buffers and the first and second data buffers to determine when the first address and data buffers and the second address and data buffers have completed a task and are available for a further task;

reading ["by checking the flag field 302" in col. 9, lines 39-40] the status bits of the first buffer to determine [col. 11, lines 11-28; col. 13, lines 48-61] a first priority value of the first data;

reading ["by checking the flag field 302" in col. 9, lines 39-40] the status bits of the second buffer to determine [col. 11, lines 11-28; col. 13, lines 48-61] determining a second priority data value on the second data; and

controlling [col. 11, lines 11-28; col. 13, lines 48-61] the order of bi-directional data flow of the first data and the second data in a variable manner based at least in part on said first and second priority values.

Solari does not expressly disclose the second and fourth data buffers used for data transfers between two buses are bi-directional buffers. Further, Solari does not disclose controlling the order of bi-directional data flow through the bi-directional data buffers such that data flows with processing by the second component of other instructions. Further, Solari does not disclose controlling the order of bi-directional data flow through the bi-directional data buffers. Amini et al teach bi-directional [col. 6, lines 30-38] data buffers such that data flows concurrently [col. 13, lines 42-53] with processing by the second component of other instructions. Amini et al further teach controlling [col. 9, lines 32-63] the order of bi-directional data flow through the bi-directional data buffers based on priority data values. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach routing requests originating from a component to the processor through a target controller. Carlson et al teach a method for providing data transfers between a processor [SYSTEM PROCESSOR 104 in fig. 1] and a component ["PCI bus master" in col. 4, lines 55-61], the method comprising routing requests ["interrupt signal" in col. 5, lines 49-56] originating from a component to the processor through a target controller

[INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the processor by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

20. As to claim 24, Solari teaches the status bits comprise transfer type bits indicative of the status of an address transfer from the first component to the first buffer [figs. 3a-3c].

21. As to claim 25, Solari teaches the status bits comprise transfer type bits indicative of the status of a data transfer from the first component to the first buffer [figs. 3a-3c].

22. As to claim 26, Solari teaches the first component comprises a memory [fig. 1b].

23. As to claim 27, Solari teaches the first component comprises a processor [fig. 1b].

24. As to claim 28, Solari teaches the first buffer is in communication with the processor via a bus [fig. 1b].

25. As to claim 29, Solari teaches the first buffer is in communication with the processor via a bus master controller and a bus slave controller [address FIFO input/output controls in fig. 2a].

26. As to claim 31, Solari teaches a method of transferring data between a between a processor [processor 122 in fig. 1b] and a component [e.g., ref. Nos. 132-135, 142-

144 in fig. 1b] utilizing a plurality of address buffers and a plurality of data buffers [figs. 2a-2b], the method comprising:

- receiving a first request [col. 6, lines 19-21] that originates from the processor, receiving the first request including [col. 6, lines 21-26] an associated first address from a processor;

- determining [col. 6, lines 26-29] whether at least one of a plurality of address buffers and an associated data buffer are available, wherein the associated data buffer is configured to buffer the data identified by the first address from the processor;

- storing [col. 2, lines 57-59] the first address in the at least one address buffer;

- storing status information [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b] indicative of a priority of the data request in the at least one address buffer;

- buffering [col. 8, lines 53-55] data identified by the first address with the data buffer, wherein the data is obtained from a component and is provided to the processor; and

- ordering [fig. 8a; col. 13, lines 48-68], based on the priority of the first request, the transmission of the data from the data buffer to the processor;

- receiving [e.g., col. 13, lines 48-68] a second request that including a second address;

- determining [col. 10, lines 47-53] whether at least one of the plurality of address buffers and associated data buffers are available, wherein the associated [col. 7, lines 35-52] data buffer is configured to buffer the data identified by the second address;



storing [col. 2, lines 57-59] the second address in the at least one address buffer; and

buffering [col. 8, lines 53-55] data identified by the second address with the data buffer, wherein the data is obtained from the processor and is provided to the component.

Solari does not expressly disclose the data buffers used for data transfers between two buses are bi-directional buffers. Further, Solari does not disclose ordering of bi-directional data flow through the bi-directional data buffers such that data flows with processing by the second component of other instructions. Amini et al teach bi-directional [col. 6, lines 30-38] data buffers such that data flows concurrently [col. 13, lines 42-53] with processing by the second component of other instructions..Amini et al teach bi-directional [col. 6, lines 30-38] data buffer buffering data values for providing data transfers between a processor and a component. Amini et al further teach ordering [col. 9, lines 32-63] the transmission of the data from the bi-directional data buffer based on a priority of the data request. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach the second request is originated from the component. Carlson et al teach a method for providing data transfers between a processor [SYSTEM PROCESSOR 104 in fig. 1] and a component ["PCI bus master" in col. 4, lines 55-61], the method comprising routing requests

["interrupt signal" in col. 5, lines 49-56] originating from a component to the processor through a target controller [INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the processor by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

27. As to claim 33, Solari teaches the at least one address buffer and the data buffer are in communication with the processor via the bus [fig. 1b].

28. As to claim 34, Solari teaches the at least one address buffer and the data buffer are in communication with the bus via a bus master controller and a bus slave controller [address FIFO input/output controls in fig. 2a].

29. As to claim 35, Solari teaches the data buffer and the at least one address buffer are associated with each other through the use of pointers [col. 9, lines 12-23].

30. As to claims 37 and 49, Solari teaches an apparatus for controlling data transfers between a processor [processor 122 in fig. 1b] and a component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b], the apparatus comprising:

means for buffering [col. 2, lines 55-59] at least a first address associated with a first request from a processor to a component and buffering at least a second address associated with a second request;

means for buffering [col. 2, lines 55-59] data transfers between the processor and the component, that are associated with the first and the second addresses;

means for storing status information [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b] indicative of a priority status of buffered transfers; and

means for controlling [col. 7, lines 35-52] the means for buffering and the means for buffering so that each of the buffered data transfers relates to the first and second addresses held in the means for buffering, wherein the means for controlling further coordinates [col. 8, lines 58-61; col. 11, lines 11-28; col. 13, lines 48-61] an order of said data transfers based at least on a priority status of each buffered data transfer; and

means for routing the data transfers from the processor to the component.

Solari does not expressly disclose means for buffering data transfers the data buffers between two buses are bi-directional. Further, Solari does not disclose data flows bi-directionally with processing by the second component of other instructions. Amini et al teach means for bi-directionally [col. 6, lines 30-38] buffering data transfers between a processor and a component and such that data flows bi-directionally and concurrently [col. 13, lines 42-53] with processing by the second component of other instructions. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach routing the second request from the component to the processor. Carlson et al teach a method for providing data transfers between a processor [SYSTEM PROCESSOR 104 in fig. 1] and a component ["PCI bus master" in

col. 4, lines 55-61], the method comprising routing requests ["interrupt signal" in col. 5, lines 49-56] originating from a component to the processor through a target controller [INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the processor by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

31. As to claim 39, Solari teaches means for buffering includes a plurality of address buffers [fig. 2a].

32. As to claim 40, Solari teaches means for buffering includes a plurality of data buffers [fig. 2b].

33. As to claim 41, Solari teaches means for buffering includes an input arbiter and an output arbiter [col. 9, lines 12-23].

34. As to claim 42, Solari teaches means for buffering includes an input arbiter and an output arbiter [col. 9, lines 12-23].

35. As to claim 44, Solari teaches a buffer allocation system for managing data flow between components [e.g., ref. Nos. 122, 132-135, 142-144 in fig. 1b] of a computer, the system comprising:

an address buffer module configured to handle address requests between a first component [processor 122 in fig. 1b] and a second component [e.g., ref. Nos. 132-135, 142-144 in fig. 1b] for requests originating from the first component, the address buffer module comprising:

a plurality of address buffers [e.g., registers 207-209 in fig. 2a] each in communication with the first and second components, each address buffer comprising status information [e.g., FLAG 302 of address register including PRIORITY READ, PRIORITY WRITE in figs. 3a and 3b] indicative of a priority status;

an input address arbiter [col. 9, lines 12-23] configured to direct the address requests from the first component to the plurality of address buffers, and

an output address arbiter [col. 9, lines 12-23] configured to send the address requests from the first component to the second component from the plurality of address buffers to the second component; and

a data buffer module configured to control an order [col. 8, lines 58-61; col. 11, lines 11-28; col. 13, lines 48-61] of bi-directional flow of data therethrough between the first and second components based on the priority status of the data, the data buffer module comprising:

a plurality of data buffers [e.g., registers 227-229 in fig. 2b] each in communication with the first and the second components, wherein one or more of the data buffers is paired [e.g., REGISTERS 207-209 and REGISTERS 227-229 in figs. 2a, 2b; col. 6, lines 26-33] with one or more of the address buffers such that the data buffers are configured to buffer data to be obtained from the addresses buffered in the paired address buffers;

an input data arbiter [col. 9, lines 12-23] configured to direct data to the plurality of data buffers; and

an output data arbiter [col. 9, lines 12-23] configured to direct data output from the plurality of data buffers.

Solari does not expressly disclose the data buffers used for data transfers between two buses are bi-directional buffers. Further, Solari does not disclose data flows bi-directionally with processing by the second component of other instructions. Amini et al teach means for bi-directionally [col. 6, lines 30-38] buffering data transfers between a processor and a component and such that data flows bi-directionally and concurrently [col. 13, lines 42-53] with processing by the second component of other instructions. Amini et al further teach controlling [col. 9, lines 32-63] the order of bi-directional data flow through the bi-directional data buffers based on a priority status of data values. At the time the invention was made, one of ordinary skill in the art would have been motivated to combine the cited references in order to increase flexibility of bi-directional data transfers by allowing simultaneous operation between two buses as taught by Amini et al [col. 6, lines 30-38]. However, the combination of Solari and Amini et al does not expressly teach routing requests originating from the second component through a target controller. Carlson et al teach a method for providing data transfers between a first component [SYSTEM PROCESSOR 104 in fig. 1] and a second component ["PCI bus master" in col. 4, lines 55-61], the method comprising routing requests ["interrupt signal" in col. 5, lines 49-56] originating from the second component to the first component through a target controller [INTERRUPT CONTROL 264 in figs. 3 and 4] and handling requests originating from the first component by other controller. Therefore, it would have been obvious to one of the ordinary skill in the art at the time

the invention was made to include a target controller routing requests originating from a component to a processor in order to increase reliability of the data transfer from the processor to the component.

36. As to claim 45, Solari teaches the plurality of address buffers comprising a first address buffer and the plurality of data buffers comprising a first data buffer, wherein an address held in the first address buffer corresponds only to a data value held in the first data buffer [col. 7, lines 35-52].

37. As to claim 46, Solari teaches the plurality of address buffers comprising a second address buffer and the plurality of data buffers comprising a second data buffer, wherein an address held in the second address buffer corresponds only to a data value held in the second data buffer [col. 7, lines 35-52].

38. As to claim 47, Solari teaches a plurality of multiplexers coupled to the output address arbiter and the plurality of address buffers [see fig. 2a].

39. As to claim 48, Solari teaches a plurality of multiplexers coupled to the input data arbiter and the plurality of data buffers [see fig. 2b].

40. As to claims 50-54, the combination teaches one or more of: the processor writing data to the first data buffer at the same time that data is being read from a PCI bus into the second data buffer; a deferred data read from the first data buffer occurring concurrently with a data read from a PCI bus to the second data buffer; and performing a deferred data read from the first data buffer to the processor at the same time as performing a data write operation from the second data buffer to a PCI bus [Amini et al: col. 13, lines 42-53].

41. Claims 32 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Solari [US 5,333,276], Amini et al. [US 5,644,729], and Carlson et al [US 5,692,200] as applied to claims 31 and 23 above, and further in view of Rabe et al. [US 5,664,122].

As to claims 32 and 43, Solari, Amini et al, and Carlson et al teach controlling the separate address buffer and the separate bi-directional data buffer as a matched pair. However, Solari, Amini et al, and Carlson et al do not explicitly disclose the buffer control allowing data to be read from the separate bi-directional data buffer while an address is written to the separate address buffer. Rabe et al teach a method for providing data transfers between a processor and a component controlling a separate address buffer and a separate data buffer and the buffer control allowing data to be read from a first data buffer while [col. 8, lines 56-64; col. 9, lines 43-51] an address is written to a first address buffer. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include the buffer control allowing data to be read from a first data buffer while an address is written to a first address buffer in order to expedite the immediate priority data transfer control between a processor and a component of Solari, Amini et al, and Carlson et al.

### ***Conclusion***

42. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ilwoo Park whose telephone number is (571) 272-4155. The examiner can normally be reached on Monday through Friday from 9:00 AM to 5:30 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's



supervisor, Tariq Hafiz can be reached on (571) 272-6729. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Ilwoo Park/  
Primary Examiner, Art Unit 2182  
November 22, 2008